Low voltage four-quadrant analog multiplier using dynamic threshold MOS transistors

Author: Niranjan Vandana   Gupta Maneesha  

Publisher: Emerald Group Publishing Ltd

ISSN: 1356-5362

Source: Microelectronics International, Vol.26, Iss.1, 2009-01, pp. : 47-52

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract