A low-glitch binary-weighted DAC with delay compensation scheme

Author： Chou Fang-Ting   Chen Chia-Min   Hung Chung-Chih  

Publisher： Springer Publishing Company

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.79, Iss.2, 2014-05, pp. : 277-289

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

Application of a low-glitch current cell in 10-bit CMOS current-steering DAC

By Cui Zhi-Yuan   Choi Joong-Ho   Kim Yeong-Seuk   Kim Shi-Ho   Kim Nam-Soo  

Microelectronics International, Vol. 26, Iss. 3, 2009-07 ,pp. : 35-40

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

A low glitch 12-bit current-steering CMOS DAC for CNC systems

By Jianming Lei   Hanshu Gui   Beiwen Hu  

Journal of Semiconductors, Vol. 34, Iss. 2, 2013-02 ,pp. : 25007-25011

IOP Publishing

Access to resources Recommend Favorite

A Built-in-Self-Test Scheme for Segmented and Binary Weighted DACs

By Rafeeque K.P. Sunil  

Journal of Electronic Testing, Vol. 20, Iss. 6, 2004-12 ,pp. : 623-638

Springer Publishing Company

Access to resources Recommend Favorite

A binary-weighted 64-dB programmable gain amplifier with a DCOC and AB-class buffer

By Xiangyang Ye   Yunfeng Wang   Haiying Zhang   Qingpu Wang  

Journal of Semiconductors, Vol. 33, Iss. 2, 2012-02 ,pp. : 25003-25008

IOP Publishing

Access to resources Recommend Favorite

Higher-Order Dispersion Compensation by Differential Time Delay

By Sharma A.K.   Sinha R.K.   Agarwala R.A.  

Optical Fiber Technology, Vol. 4, Iss. 1, 1998-01 ,pp. : 135-143

Academic Press

Access to resources Recommend Favorite