A 5.2 GHz low-voltage low-noise amplifier with 0.35 m CMOS technology

Author： Liou W.-R.   Tsai C.-A.   Yeh M.-L.   Jan G. E.  

Publisher： Taylor & Francis Ltd

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.91, Iss.9, 2004-09, pp. : 551-561

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Design Guidelines for the Noise Optimization of a 0.18 m CMOS Low-Noise Amplifier

By Youssef Ahmed  

Analog Integrated Circuits and Signal Processing, Vol. 46, Iss. 3, 2006-03 ,pp. : 193-201

Springer Publishing Company

Access to resources Recommend Favorite

Low-voltage low-power 100 MHz programmable gain amplifier in 0.35 μm CMOS

By Calvo B.   Celma S.   Sanz M.  

Analog Integrated Circuits and Signal Processing, Vol. 48, Iss. 3, 2006-09 ,pp. : 263-266

Springer Publishing Company

Access to resources Recommend Favorite

Design of low-noise CMOS transimpedance amplifier

By Chuah Joon Huang   Holburn David  

Microelectronics International, Vol. 30, Iss. 3, 2013-07 ,pp. : 115-124

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Design a novel 5.8 GHz wideband low noise amplifier in CMOS technology for WLAN applications

By  

International Journal of Electronics, Vol. 94, Iss. 8, 2007-08 ,pp. : 769-776

Taylor & Francis Ltd

Access to resources Recommend Favorite

A 3.5-GHz, low voltage, current draining folded mixer in 0.18- µ m CMOS technology

By Ramiah Harikrishnan   Zulkifli Tun Zainal Azni  

Microelectronics International, Vol. 24, Iss. 3, 2007-07 ,pp. : 34-41

Emerald Group Publishing Ltd

Access to resources Recommend Favorite