A Reconfigurable Bit-Serial VLSI Systolic Array Neuro-Chip

ISSN： 0743-7315

Source： Journal of Parallel and Distributed Computing, Vol.44, Iss.1, 1997-07, pp. : 53-70

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Dual bases and bit-serial multiplication in F qn

By Gollmann D.

Theoretical Computer Science, Vol. 226, Iss. 1, 1999-09 ,pp. : 45-59

Elsevier

Access to resources Recommend Favorite

Distance Transform Algorithm for Bit-Serial SIMD Architectures

By Takala J.H. Viitanen J.O.

Computer Vision and Image Understanding, Vol. 74, Iss. 2, 1999-05 ,pp. : 150-161

Academic Press

Access to resources Recommend Favorite

A new design leads to efficient bit-serial FPGA implementation for the biorthogonal 5/3 DWT filter bank

By Abdul-Jabbar Jassim M. Alkababji Ahmed M. Alneema Dhafir A.

International Journal of Reasoning-based Intelligent Systems, Vol. 4, Iss. 4, 2012-01 ,pp. : 256-259

Inderscience Publishers

Access to resources Recommend Favorite

Fast reconfigurable systolic hardware for modular multiplication and exponentiation

By Nedjah N. de Macedo Mourelle L.

Journal of Systems Architecture, Vol. 49, Iss. 7, 2003-10 ,pp. : 387-396

Elsevier

Access to resources Recommend Favorite

Integrated modelling and generation of a reconfigurable network-on-chip

By Ching Doris Schaumont Patrick Verbauwhede Ingrid

International Journal of Embedded Systems, Vol. 1, Iss. 3-4, 2006-06 ,pp. : 218-227

Inderscience Publishers

Access to resources Recommend Favorite