Instruction Scheduling for Low Power

Author： Parikh A. Kim Soontae Kandemir M. Vijaykrishnan N. Irwin M.J.

ISSN： 0922-5773

Source： Journal of VLSI Signal Processing, Vol.37, Iss.1, 2004-05, pp. : 129-149

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Scheduling and Partitioning Schemes for Low Power Designs Using Multiple Supply Voltages

By Wang Ling Jiang Yingtao Selvaraj Henry

The Journal of Supercomputing, Vol. 35, Iss. 1, 2006-01 ,pp. : 93-113

Springer Publishing Company

Access to resources Recommend Favorite

Algorithms and analysis of scheduling for low-power high-performance DSP on VLIW processors

By Shao Zili Zhuge Qingfeng Zhang Youtao Sha Edwin H-M.

International Journal of High Performance Computing and Networking, Vol. 1, Iss. 1-2, 2005-08 ,pp. : 4-16

Inderscience Publishers

Access to resources Recommend Favorite

Data-Dependency Graph Transformations for Instruction Scheduling

By Heffernan Mark Wilken Kent

Journal of Scheduling, Vol. 8, Iss. 5, 2005-10 ,pp. : 427-451

Springer Publishing Company

Access to resources Recommend Favorite

By Ivanov D.

Programming and Computer Software, Vol. 36, Iss. 6, 2010-11 ,pp. : 363-367

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

A Unified Framework for Instruction Scheduling and Mapping for Function Units with Structural Hazards

By Altman E.R. Govindarajan R. Gao G.R.

Journal of Parallel and Distributed Computing, Vol. 49, Iss. 2, 1998-03 ,pp. : 259-293

Academic Press

Access to resources Recommend Favorite