Power Efficient Hierarchical Scheduling for DSP Transformations

Author： Merakos P. K.   Masselos K.   Goutis C. E.  

Publisher： Taylor & Francis Ltd

ISSN： 1065-514X

Source： VLSI Design, Vol.14, Iss.2, 2002-01, pp. : 203-217

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Algorithms and analysis of scheduling for low-power high-performance DSP on VLIW processors

By Shao Zili   Zhuge Qingfeng   Zhang Youtao   Sha Edwin H-M.  

International Journal of High Performance Computing and Networking, Vol. 1, Iss. 1-2, 2005-08 ,pp. : 4-16

Inderscience Publishers

Access to resources Recommend Favorite

Hierarchical scheduling for decision support

By Fontan Gérard   Merce Colette   Hennet Jean-Claude   Lasserre Jean  

Journal of Intelligent Manufacturing, Vol. 16, Iss. 2, 2005-04 ,pp. : 235-242

Springer Publishing Company

Access to resources Recommend Favorite

Hierarchical Scheduling in Heterogeneous Grid Systems

By  

International Journal of Information Technology and Web Engineering (IJITWE), Vol. 2, Iss. 1, 2007-01 ,pp. : 1-16

IGI Global_journal

Access to resources Recommend Favorite

Uncertainty estimation for DSP-based power quality measurements

By Ghiani Emilio   Locci Nicola   Muscas Carlo   Sulis Sara  

COMPEL: Int J for Computation and Maths. in Electrical and Electronic Eng., Vol. 23, Iss. 1, 2004-03 ,pp. : 92-103

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

An Efficient Code Generation Algorithm for Non-orthogonal DSP Architecture

By Lee Yi-Hsuan  

Journal of VLSI Signal Processing, Vol. 47, Iss. 3, 2007-06 ,pp. : 281-296

Springer Publishing Company

Access to resources Recommend Favorite