Design Methodology of a 32-bit Arithmetic Logic Unit with an Adaptive Leaf-cell Based Layout Technique

Author: Cho Kiseon   Song Minkyu  

Publisher: Taylor & Francis Ltd

ISSN: 1065-514X

Source: VLSI Design, Vol.14, Iss.3, 2002-01, pp. : 249-258

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract