Reduction of Power Dissipation in Dynamic BiCMOS Logic Gates by Transistor Reordering

Author： Rezaul Hasan S.M. Wahab Yufridin

ISSN： 1065-514X

Source： VLSI Design, Vol.15, Iss.2, 2002-01, pp. : 547-553

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

CMOS Delay and Power Model Equations for Simultaneous Transistor and Interconnect Wire Analysis and Optimization

By Lee S.

VLSI Design, Vol. 15, Iss. 3, 2002-01 ,pp. : 619-628

Taylor & Francis Ltd

Access to resources Recommend Favorite

Biocircuit design through engineering bacterial logic gates

By Goñi-Moreno Angel

Natural Computing, Vol. 10, Iss. 1, 2011-03 ,pp. : 119-127

Springer Publishing Company

Access to resources Recommend Favorite

Dynamic Tag Reduction for Low-Power Caches in Embedded Systems with Virtual Memory

By Petrov Peter Orailoglu Alex

International Journal of Parallel Programming, Vol. 35, Iss. 2, 2007-04 ,pp. : 157-177

Springer Publishing Company

Access to resources Recommend Favorite

Bi-rewriting Rewriting Logic

By Schorlemmer W.M.

Electronic Notes in Theoretical Computer Science, Vol. 4, Iss. 1, 2004-01 ,pp. : 1-18

Elsevier

Access to resources Recommend Favorite

High-performance Multiplexer-based Logic Synthesis Using Pass-transistor Logic

By Hsiao Shen-Fu Yeh Jia-Siang Chen Da-Yen

VLSI Design, Vol. 15, Iss. 1, 2002-01 ,pp. : 417-426

Taylor & Francis Ltd

Access to resources Recommend Favorite