Deadlock-free verification and performance enhancement of RosettaNet PIPs with time Petri nets

Author: Liao Da-Yin   Liu Paladin  

Publisher: Taylor & Francis Ltd

ISSN: 1362-3052

Source: International Journal of Computer Integrated Manufacturing, Vol.18, Iss.2-3, 2005-03, pp. : 199-209

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract