Author： Haniotakis Th. Paschalis A. Halatsis C. Philokyprou G.
Publisher： Taylor & Francis Ltd
ISSN： 1362-3060
Source： International Journal of Electronics, Vol.85, Iss.5, 1998-11, pp. : 629-650
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
On Selecting Testable Paths in Scan Designs
By Shao Y.
Journal of Electronic Testing, Vol. 19, Iss. 4, 2003-08 ,pp. :
Access to resources
Recommend
Online Testable Approaches in Reversible Logic
Journal of Electronic Testing, Vol. 29, Iss. 6, 2013-12 ,pp. :
Minimal C-testable tests for block-CLA adders
International Journal of Electronics, Vol. 85, Iss. 5, 1998-11 ,pp. :
Easily Testable Cellular Carry Lookahead Adders
Journal of Electronic Testing, Vol. 19, Iss. 3, 2003-06 ,pp. :