A two-dimensional numerical model of a floating-gate EEPROM transistor

Author： Asquith John Sung Chang-Ling Ho Fat Duen Chan Chung Bun

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.85, Iss.6, 1998-12, pp. : 697-712

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Capacitor model for a floating gate EEPROM cell

By Yang Dan Axley Robert S. Ho Fat Duen

International Journal of Electronics, Vol. 84, Iss. 6, 1998-06 ,pp. : 561-581

Taylor & Francis Ltd

Access to resources Recommend Favorite

Adaptation of Current Signals with Floating-Gate Circuits

By Pesavento A.

Analog Integrated Circuits and Signal Processing, Vol. 30, Iss. 2, 2002-02 ,pp. : 137-147

Springer Publishing Company

Access to resources Recommend Favorite

Ultra Low-Voltage Floating-Gate (FGUVMOS) Amplifiers

By Berg Y. Næss Ø. HØvin M.E. Gundersen H.

Analog Integrated Circuits and Signal Processing, Vol. 26, Iss. 1, 2001-01 ,pp. : 63-73

Springer Publishing Company

Access to resources Recommend Favorite

Floating-Gate Circuits for Adaptation of Saccadic Eye Movement Accuracy

By Horiuchi T.K. Koch C.

Analog Integrated Circuits and Signal Processing, Vol. 13, Iss. 1-2, 1997-05 ,pp. : 69-78

Springer Publishing Company

Access to resources Recommend Favorite

Model of the diode-connected GaAs Schottky-gate field-effect transistor

By Starosel’skii V. Burzin S. Shmelev S. Guminov N.

Russian Microelectronics, Vol. 36, Iss. 4, 2007-07 ,pp. : 209-220

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite