Path delay fault testing of multiplexer-based shifters

Author： Vergos H. T. Tsiatouhas Y. Haniotakis Th. Nikolos D. Nicolaidis M.

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.88, Iss.8, 2001-08, pp. : 923-937

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

BIST-Based Delay-Fault Testing in FPGAs

By Abramovici M.

Journal of Electronic Testing, Vol. 19, Iss. 5, 2003-10 ,pp. : 549-558

Springer Publishing Company

Access to resources Recommend Favorite

Delay Fault Testing of Look-Up Tables in SRAM-Based FPGAs

By Girard Patrick

Journal of Electronic Testing, Vol. 21, Iss. 1, 2005-02 ,pp. : 43-55

Springer Publishing Company

Access to resources Recommend Favorite

Analysis of ATPMOS configurations-based 4 × 1 multiplexer with estimation of power and delay

International Journal of Electronics, Vol. 101, Iss. 7, 2014-07 ,pp. : 1006-1018

Taylor & Francis Ltd

Access to resources Recommend Favorite

False-Path Removal Using Delay Fault Simulation

By Gharaybeh M.A.

Journal of Electronic Testing, Vol. 16, Iss. 5, 2000-10 ,pp. : 463-476

Springer Publishing Company

Access to resources Recommend Favorite

Implementing Symmetric Functions with Hierarchical Modules for Stuck-At and Path-Delay Fault Testability

By Rahaman Hafizur

Journal of Electronic Testing, Vol. 22, Iss. 2, 2006-04 ,pp. : 125-142

Springer Publishing Company

Access to resources Recommend Favorite