A RISC architecture extended by an efficient tightly coupled reconfigurable unit

Author： Vassiliadis N. Kavvadias N. Theodoridis G. Nikolaidis S.

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.93, Iss.6, 2006-06, pp. : 421-438

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

The architecture of a highly reconfigurable RISC dataflow array processor

By Sait Sadiq M. Farooqui Aamir A.

International Journal of Electronics, Vol. 83, Iss. 4, 1997-10 ,pp. : 493-518

Taylor & Francis Ltd

Access to resources Recommend Favorite

A Security Architecture for Reconfigurable Networked Embedded Systems

By Dini Gianluca Savino Ida

International Journal of Wireless Information Networks, Vol. 17, Iss. 1-2, 2010-06 ,pp. : 11-25

Springer Publishing Company

Access to resources Recommend Favorite

MT-ADRES: multi-threading on coarse-grained reconfigurable architecture

By Wu Kehuai Kanstein Andreas Madsen Jan Berekovic Mladen

International Journal of Electronics, Vol. 95, Iss. 7, 2008-07 ,pp. : 761-776

Taylor & Francis Ltd

Access to resources Recommend Favorite

Efficient algorithm and systolic architecture for modular division

By Chen Chuanpeng

International Journal of Electronics, Vol. 98, Iss. 6, 2011-06 ,pp. : 813-823

Taylor & Francis Ltd

Access to resources Recommend Favorite

Reconfigurable modular arithmetic logic unit supporting high-performance RSA and ECC over GF( p)

International Journal of Electronics, Vol. 94, Iss. 5, 2007-05 ,pp. : 501-514

Taylor & Francis Ltd

Access to resources Recommend Favorite