A low-power 2/5.8-GHz dual-wide-band CMOS LC-VCO with switched-inductor technique

By  

International Journal of Electronics, Vol. 94, Iss. 6, 2007-06 ,pp. : 623-632

Taylor & Francis Ltd

Access to resources Recommend Favorite

A low-power time-domain VCO-based ADC in 65 nm CMOS

By Chenluan Wang   Shengxi Diao   Fujiang Lin  

Journal of Semiconductors, Vol. 35, Iss. 10, 2014-10 ,pp. : 105009-105014

IOP Publishing

Access to resources Recommend Favorite

Design of Low Power 2.4GHz CMOS Cascode LNA with Reduced Noise Figure for WSN Applications

By Manjula S.  

Wireless Personal Communications, Vol. 70, Iss. 4, 2013-06 ,pp. : 1965-1976

Springer Publishing Company

Access to resources Recommend Favorite

Principle of simple correlated double sampling and its reduced-area low-noise low-power circuit realization

By Jin Xiangliang  

Analog Integrated Circuits and Signal Processing, Vol. 65, Iss. 2, 2010-11 ,pp. : 209-215

Springer Publishing Company

Access to resources Recommend Favorite

A 5.2 GHz low-voltage low-noise amplifier with 0.35 m CMOS technology

By Liou W.-R.   Tsai C.-A.   Yeh M.-L.   Jan G. E.  

International Journal of Electronics, Vol. 91, Iss. 9, 2004-09 ,pp. : 551-561

Taylor & Francis Ltd

Access to resources Recommend Favorite