Author： Lu Xiaojun
Publisher： Taylor & Francis Ltd
ISSN： 1362-3060
Source： International Journal of Electronics, Vol.96, Iss.6, 2009-06, pp. : 623-637
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
Access to resources
Recommend
Defect-tolerant Logic with Nanoscale Crossbar Circuits
By Hogg Tad
Journal of Electronic Testing, Vol. 23, Iss. 2-3, 2007-06 ,pp. :
Simulation of losses in resonant converter circuits
By Wong S. C. Brown A. D. Zwolinski M.
International Journal of Electronics, Vol. 86, Iss. 6, 1999-06 ,pp. :
Designing Nanoscale Logic Circuits Based on Markov Random Fields
By Nepal K.
Journal of Electronic Testing, Vol. 23, Iss. 2-3, 2007-06 ,pp. :
Monte Carlo Simulation of Nanoscale SOI MOSFETs
By Sidorov A. A. V'yurkov V. V. Orlikovsky A. A.
Russian Microelectronics, Vol. 33, Iss. 4, 2004-07 ,pp. :