Parallel Algorithms for VLSI Layout Verification

ISSN： 0743-7315

Source： Journal of Parallel and Distributed Computing, Vol.36, Iss.2, 1996-08, pp. : 156-172

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Parallel algorithms for the minimum cut and the minimum length tree layout problems

By Diaz J. Gibbons A. Pantziou G.E. Serna M.J. Spirakis P.G. Toran J.

Theoretical Computer Science, Vol. 181, Iss. 2, 1997-07 ,pp. : 267-287

Elsevier

Access to resources Recommend Favorite

Verification of FPGA Layout Generators in Higher-Order Logic

By Pell Oliver

Journal of Automated Reasoning, Vol. 37, Iss. 1-2, 2006-08 ,pp. : 117-152

Springer Publishing Company

Access to resources Recommend Favorite

DNA and quantum based algorithms for VLSI circuits testing

By Singh Amardeep Bharadwaj Lalit Harpreet Singh

Natural Computing, Vol. 4, Iss. 1, 2005-01 ,pp. : 53-72

Springer Publishing Company

Access to resources Recommend Favorite

Scalable Parallel Genetic Algorithms

By Rivera W.

Artificial Intelligence Review, Vol. 16, Iss. 2, 2001-10 ,pp. : 153-168

Springer Publishing Company

Access to resources Recommend Favorite

Parallel Simulated Annealing Algorithms

By Ram D.J. Sreenivas T.H. Subramaniam K.G.

Journal of Parallel and Distributed Computing, Vol. 37, Iss. 2, 1996-09 ,pp. : 207-212

Academic Press

Access to resources Recommend Favorite