Optimal Speed-Up Parallel Image Template Matching Algorithms on Processor Arrays with a Reconfigurable Bus System,

Author： Tsai H-R.   Horng S-J.   Tsai S-S.   Lee S-S.   Kao T-W.   Chen C-H.  

Publisher： Academic Press

ISSN： 1077-3142

Source： Computer Vision and Image Understanding, Vol.71, Iss.3, 1998-09, pp. : 393-412

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Efficient Parallel Algorithms for Hierarchical Clustering on Arrays with Reconfigurable Optical Buses

By Wu C-H.   Horng S-J.   Tsai H-R.  

Journal of Parallel and Distributed Computing, Vol. 60, Iss. 9, 2000-09 ,pp. : 1137-1153

Academic Press

Access to resources Recommend Favorite

Efficient Graph-Theoretic Algorithms on a Linear Array with a Reconfigurable Pipelined Bus System

By Datta A.  

The Journal of Supercomputing, Vol. 23, Iss. 2, 2002-09 ,pp. : 193-211

Springer Publishing Company

Access to resources Recommend Favorite

Fault tolerant algorithms for a linear array with a reconfigurable pipelined bus system*

By Bourgeois Anu G.  

Parallel Algorithms and Applications, Vol. 18, Iss. 3, 2003-09 ,pp. : 139-153

Taylor & Francis Ltd

Access to resources Recommend Favorite

Co-Design System for Template Matching Using Dedicated Co-Processor and Cuckoo Search

By  

International Journal of Swarm Intelligence Research (IJSIR), Vol. 9, Iss. 1, 2018-01 ,pp. : 58-74

IGI Global_journal

Access to resources Recommend Favorite

A reconfigurable processor for high speed point multiplication in elliptic curves

By Saqib Nazar A.   Rodriguez-Henriquez Francisco   Diaz-Perez Arturo  

International Journal of Embedded Systems, Vol. 1, Iss. 3-4, 2006-06 ,pp. : 237-249

Inderscience Publishers

Access to resources Recommend Favorite