Parallel Computer Architecture :A Hardware/Software Approach ( The Morgan Kaufmann Series in Computer Architecture and Design )

Publication subTitle :A Hardware/Software Approach

Publication series :The Morgan Kaufmann Series in Computer Architecture and Design

Author: Culler   David;Singh   Jaswinder Pal;Gupta   Anoop  

Publisher: Elsevier Science‎

Publication year: 1998

E-ISBN: 9780080573076

P-ISBN(Paperback): 9781558603431

P-ISBN(Hardback):  9781558603431

Subject: TP1 自动化基础理论;TP3 Computers

Language: ENG

Access to resources Favorite

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Description

The most exciting development in parallel computer architecture is the convergence of traditionally disparate approaches on a common machine structure. This book explains the forces behind this convergence of shared-memory, message-passing, data parallel, and data-driven computing architectures. It then examines the design issues that are critical to all parallel architecture across the full range of modern design, covering data access, communication performance, coordination of cooperative work, and correct implementation of useful semantics. It not only describes the hardware and software techniques for addressing each of these issues but also explores how these techniques interact in the same system. Examining architecture from an application-driven perspective, it provides comprehensive discussions of parallel programming for high performance and of workload-driven evaluation, based on understanding hardware-software interactions.

  • synthesizes a decade of research and development for practicing engineers, graduate students, and researchers in parallel computer architecture, system software, and applications development
  • presents in-depth application case studies from computer graphics, computational science and engineering, and data mining to demonstrate sound quantitative evaluation of design trade-offs
  • describes the process of programming for performance, including both the architecture-independent and architecture-dependent aspects, with ex

Chapter

Front Cover

pp.:  1 – 6

About the Authors

pp.:  5 – 12

Copyright Page

pp.:  7 – 8

Dedication

pp.:  8 – 5

Foreword

pp.:  10 – 22

Table of Contents

pp.:  12 – 10

Preface

pp.:  22 – 32

Chapter 1. Introduction

pp.:  32 – 106

Chapter 2. Parallel Programs

pp.:  106 – 152

Chapter 3. Programming for Performance

pp.:  152 – 230

Chapter 4. Workload-Driven Evaluation

pp.:  230 – 300

Chapter 5. Shared Memory Multiprocessors

pp.:  300 – 408

Chapter 6. Snoop-Based Multiprocessor Design

pp.:  408 – 484

Chapter 7. Scalable Multiprocessors

pp.:  484 – 584

Chapter 8. Directory-Based Cache Coherence

pp.:  584 – 710

Chapter 9. Hardware/Software Trade-Offs

pp.:  710 – 780

Chapter 10. Interconnection Network Design

pp.:  780 – 862

Chapter 11. Latency Tolerance

pp.:  862 – 966

Chapter 12. Future Directions

pp.:  966 – 994

Appendix: Parallel Benchmark Suites

pp.:  994 – 1000

References

pp.:  1000 – 1026

Index

pp.:  1026 – 1057

The users who browse this book also browse