New modeling approach of on-chip interconnects for RF integrated circuits in CMOS technology

Author： Ymeri H.   Nauwelaers B.   Maex K.   Roest D. De  

Publisher： Emerald Group Publishing Ltd

ISSN： 1356-5362

Source： Microelectronics International, Vol.20, Iss.3, 2003-12, pp. : 41-44

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Inductance Modeling for On-Chip Interconnects

By Tu S-W.  

Analog Integrated Circuits and Signal Processing, Vol. 35, Iss. 1, 2003-04 ,pp. : 65-78

Springer Publishing Company

Access to resources Recommend Favorite

CMOS blocks for on-chip RF test

By Ramzan Rashad  

Analog Integrated Circuits and Signal Processing, Vol. 49, Iss. 2, 2006-11 ,pp. : 151-160

Springer Publishing Company

Access to resources Recommend Favorite

Passive On-Chip Components for Fully Integrated Silicon RF VCOs

By Kyranas Aristides   Papananos Yannis  

Active and Passive Electronic Components, Vol. 25, Iss. 1, 2002-01 ,pp. : 83-95

Taylor & Francis Ltd

Access to resources Recommend Favorite

Characterization, design and modeling of on-chip interleaved transformers in CMOS RFICs

By Zhao Dan  

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 1, 2011-01 ,pp. : 67-79

Springer Publishing Company

Access to resources Recommend Favorite

Highly Accurate Quasi-Static Modeling of Coupled Interconnects in CMOS Technology

By Ymeri H.  

Analog Integrated Circuits and Signal Processing, Vol. 30, Iss. 3, 2002-03 ,pp. : 249-252

Springer Publishing Company

Access to resources Recommend Favorite