Optimising long-latency-load-aware fetch policies for SMT processors

By Cazorla Francisco J.   Ramirez Alex   Valero Mateo   Fernandez Enrique  

International Journal of High Performance Computing and Networking, Vol. 2, Iss. 1, 2006-03 ,pp. : 45-54

Inderscience Publishers

Access to resources Recommend Favorite

Two-level branch prediction using neural networks

By Egan C.   Steven G.   Quick P.   Anguera R.   Steven F.   Vintan L.  

Journal of Systems Architecture, Vol. 49, Iss. 12, 2003-12 ,pp. : 557-570

Elsevier

Access to resources Recommend Favorite

Architecture-based approaches to software reliability prediction

By Goseva-Popstojanova K.   Trivedi K.S.  

Computers and Mathematics with Applications, Vol. 46, Iss. 7, 2003-10 ,pp. : 1023-1036

Elsevier

Access to resources Recommend Favorite

A kernel regression framework for SMT

By Wang Zhuoran  

Machine Translation, Vol. 24, Iss. 2, 2010-06 ,pp. : 87-102

Springer Publishing Company

Access to resources Recommend Favorite

Architecture and design of high-throughput, low-latency, and fault-tolerant routing algorithm for 3D-network-on-chip (3D-NoC)

By Ben Ahmed Akram   Ben Abdallah Abderazek  

The Journal of Supercomputing, Vol. 66, Iss. 3, 2013-12 ,pp. : 1507-1532

Springer Publishing Company

Access to resources Recommend Favorite