Macro-models for high-level area and power estimation on FPGAs

Author: Jiang Tianyi   Tang Xiaoyong   Banerjee Prith  

Publisher: Inderscience Publishers

ISSN: 1740-2123

Source: International Journal of Simulation and Process Modelling, Vol.2, Iss.1-2, 2006-02, pp. : 12-19

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract