Horizontal and vertical HW/SW co-design flows for power aware smart card designs

Author： Grumer M.   Steger Ch.   Wendt M.   Muehlberger A.   Neffe U.  

Publisher： Inderscience Publishers

ISSN： 1741-1068

Source： International Journal of Embedded Systems, Vol.3, Iss.1-2, 2007-12, pp. : 93-106

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Performance estimation for an EDA tool-based HW/SW co-verification environment

By Ruan A.W.   Liao Y.B.   Li P.   Li W.C.  

COMPEL: Int J for Computation and Maths. in Electrical and Electronic Eng., Vol. 29, Iss. 2, 2010-03 ,pp. : 306-316

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

A HW/SW design methodology for embedded SIMD vector signal processors

By Robelly J.P.   Cichon G.   Ahlendorf H.   Fettweis G.  

International Journal of Embedded Systems, Vol. 3, Iss. 3, 2008-09 ,pp. : 160-169

Inderscience Publishers

Access to resources Recommend Favorite

A HW/SW Partitioner for Multi-Mode Multi-Task Embedded Applications

By Kim Young-Jun   Kim Taewhan  

Journal of VLSI Signal Processing, Vol. 44, Iss. 3, 2006-09 ,pp. : 269-283

Springer Publishing Company

Access to resources Recommend Favorite

Design of power-aware FPGA fabrics

By Gayasen Aman   Srinivasan Suresh   Vijaykrishnan N.   Kandemir Mahmut  

International Journal of Embedded Systems, Vol. 3, Iss. 1-2, 2007-12 ,pp. : 52-64

Inderscience Publishers

Access to resources Recommend Favorite

A scheduler synthesis methodology for joint SW/HW design exploration of SoC

By Assayad Ismail  

Design Automation for Embedded Systems, Vol. 14, Iss. 2, 2010-06 ,pp. : 75-103

Springer Publishing Company

Access to resources Recommend Favorite