Specific features of constructional optimization of the parameters of CMOS memory devices

ISSN： 1063-7397

Source： Russian Microelectronics, Vol.39, Iss.4, 2010-07, pp. : 281-287

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A CMOS Image Processing Sensor for the Detection of Image Features

By Nishimura Masatoshi

Analog Integrated Circuits and Signal Processing, Vol. 45, Iss. 3, 2005-12 ,pp. : 263-279

Springer Publishing Company

Access to resources Recommend Favorite

An accurate transient model for BiCMOS gate optimization

By Jimenez Vicente Alcubilla Ramon

International Journal of Electronics, Vol. 82, Iss. 5, 1997-05 ,pp. : 503-514

Taylor & Francis Ltd

Access to resources Recommend Favorite

Single-electron logic and memory devices

By Korotkov Alexander N.

International Journal of Electronics, Vol. 86, Iss. 5, 1999-05 ,pp. : 511-547

Taylor & Francis Ltd

Access to resources Recommend Favorite

CMOS design of the Hao-Vandewalle model of neural associative memory

By Lau K. T. Lee S. T. Liu P. C.

International Journal of Electronics, Vol. 83, Iss. 1, 1997-07 ,pp. : 79-90

Taylor & Francis Ltd

Access to resources Recommend Favorite

CMOS IMPATT impedance and design parameters for millimetre-wave applications

By Kamal Husain

International Journal of Electronics, Vol. 100, Iss. 8, 2013-08 ,pp. : 1046-1061

Taylor & Francis Ltd

Access to resources Recommend Favorite