Multi-vernier time-to-digital converter implemented in a field-programmable gate array

Author： Chmielewski Krzysztof  

Publisher： IOP Publishing

ISSN： 0957-0233

Source： Measurement Science and Technology, Vol.22, Iss.1, 2011-01, pp. : 17001-17004

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

The method of time-to-digital conversion is described which is based on the N-times multiplied vernier technique and statistical evaluation of measurement results. The test results of an integrated converter created on a single field-programmable gate array (FPGA) device manufactured by Quick Logic are also presented. The measuring range was 6 ns with 205 ps resolution. In this method quick starting and highly stabilized vernier oscillators are not required. So an exact match between the physical structure of the converter and the topology of the programmable device is not required and time delays resulting from different signal paths can be discarded.

Related content

Implementation of sub-nanosecond time-to-digital convertor in field-programmable gate array: applications to time-of-flight analysis in muon radiography

By Marteau Jacques     Gibert Dominique   Jourde Kevin   Gardien Serge   Girerd Claude   Ianigro Jean-Christophe  

Measurement Science and Technology, Vol. 25, Iss. 3, 2014-03 ,pp. : 35101-35111 (11)

IOP Publishing

Access to resources Recommend Favorite

A field programmable gate array spectrometer for radio astronomy

By  

Astronomy & Astrophysics, Vol. 436, Iss. 1, 2005-06 ,pp. : 391-395 (5)

Edp Sciences

Access to resources Recommend Favorite

SOTB Implementation of a Field Programmable Gate Array with Fine-Grained Vt Programmability †

By Hioki Masakazu   Ma Chao   Kawanami Takashi   Ogasahara Yasuhiro   Nakagawa Tadashi   Sekigawa Toshihiro   Tsutsumi Toshiyuki   Koike Hanpei  

Journal of Low Power Electronics and Applications, Vol. 4, Iss. 3, 2014-07 ,pp. : 188-200 (13)

MDPI

Access to resources Recommend Favorite

Design Methodology of an Equalizer for Unipolar Non Return to Zero Binary Signals in the Presence of Additive White Gaussian Noise Using a Time Delay Neural Network on a Field Programmable Gate Array

By Pérez Suárez Santiago T.   Travieso González Carlos M.   Alonso Hernández Jesús B.  

Sensors, Vol. 13, Iss. 12, 2013-12 ,pp. : 16829-16850 (22)

MDPI

Access to resources Recommend Favorite

Field programmable gate array based hardware implementation of a gradient filter for edge detection in colour images with subpixel precision

By  

Journal of Physics: Conference Series , Vol. 238, Iss. 1, 2010-07 ,pp. : 176-183 (8)

IOP Publishing

Access to resources Recommend Favorite