Simulation-based ATPG for low power testing of crosstalk delay faults in asynchronous circuits

Author： Jayanthy S.   Bhuvaneswari M.C.   Prabhu M.  

Publisher： Inderscience Publishers

ISSN： 0952-8091

Source： International Journal of Computer Applications in Technology, Vol.48, Iss.3, 2013-10, pp. : 241-252

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

On simulation-based probabilistic model checking of mixed-analog circuits

By Clarke Edmund   Donzé Alexandre   Legay Axel  

Formal Methods in System Design, Vol. 36, Iss. 2, 2010-06 ,pp. : 97-113

Springer Publishing Company

Access to resources Recommend Favorite

Term Trees in Application to an Effective and Efficient ATPG for AND-EXOR and AND-OR Circuits

By Jóźwiak Lech  

VLSI Design, Vol. 14, Iss. 1, 2002-01 ,pp. : 107-122

Taylor & Francis Ltd

Access to resources Recommend Favorite

On the power of circuits with gates of low L 1 norms

By Grolmusz V.  

Theoretical Computer Science, Vol. 188, Iss. 1, 1997-11 ,pp. : 117-128

Elsevier

Access to resources Recommend Favorite

A Novel Delay-Based GFSK Demodulator in 65 nm CMOS for Low Power Biomedical Applications

By  

International Journal of Interdisciplinary Telecommunications and Networking (IJITN), Vol. 10, Iss. 3, 2018-07 ,pp. : 21-32

IGI Global_journal

Access to resources Recommend Favorite

DNA and quantum based algorithms for VLSI circuits testing

By Singh Amardeep   Bharadwaj Lalit   Harpreet Singh  

Natural Computing, Vol. 4, Iss. 1, 2005-01 ,pp. : 53-72

Springer Publishing Company

Access to resources Recommend Favorite