FPGA-based parallel architecture for PID control algorithm and HDL co-simulation

Author: Ananthan T.   Vaidyan M.V.  

Publisher: Inderscience Publishers

ISSN: 1741-1068

Source: International Journal of Embedded Systems, Vol.5, Iss.4, 2013-11, pp. : 239-247

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract