A comparative analysis of power and delay optimise digital logic families for high performance system design

Author: Raghav Himadri Singh   Maheshwari Sachin   Gupta Anu  

Publisher: Inderscience Publishers

ISSN: 1748-0698

Source: International Journal of Signal and Imaging Systems Engineering, Vol.7, Iss.1, 2014-11, pp. : 12-20

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract