VLSI Implementation of An Adaptive Equalizer for ATSC Digital TV Receivers

Author： Sung Wonyong Ahn Youngho Hwang Eunjoo

ISSN： 0922-5773

Source： Journal of VLSI Signal Processing, Vol.40, Iss.3, 2005-07, pp. : 301-310

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

BER reduction in signal receivers towards greening of digital communications

By Ahuja Amit Kumar Chakka Ram Krishna P. Venkata

International Journal of Communication Networks and Distributed Systems, Vol. 12, Iss. 1, 2014-11 ,pp. : 82-94

Inderscience Publishers

Access to resources Recommend Favorite

FAST IMPLEMENTATION OF MULTIVARIABLE LINEAR SYSTEMS VIA VLSI ARRAY PROCESSORS

By MERTZIOS B.G.

COMPEL: Int J for Computation and Maths. in Electrical and Electronic Eng., Vol. 10, Iss. 1, 1993-12 ,pp. : 1-10

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

A VLSI systolic implementation of the Hopfield and back-propagation neural algorithms

By Ghanemi S. Mohamed Ben Ali Y.

Kybernetes: The International Journal of Systems & Cybernetics, Vol. 30, Iss. 1, 2001-02 ,pp. : 35-47

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

An efficient VLSI architecture and FPGA implementation of the Finite Ridgelet Transform

By Chandrasekaran Shrutisagar

Journal of Real-Time Image Processing, Vol. 3, Iss. 3, 2008-09 ,pp. : 183-193

Springer Publishing Company

Access to resources Recommend Favorite

VLSI implementation of star detection and centroid calculation algorithms for star tracking applications

By Azizabadi Mohsen Behrad Alireza Ghaznavi-Ghoushchi M.

Journal of Real-Time Image Processing, Vol. 9, Iss. 1, 2014-03 ,pp. : 127-140

Springer Publishing Company

Access to resources Recommend Favorite