High-Speed and Low-Power IP for Embedded Block Coding with Optimized Truncation (EBCOT) Sub-Block in JPEG2000 System Implementation

Author： Aly Ramy Bayoumi Magdy A.

Publisher： Springer Publishing Company

ISSN： 0922-5773

Source： Journal of VLSI Signal Processing, Vol.42, Iss.2, 2006-02, pp. : 139-148

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Low-power Implementation of an Encryption/Decryption System with Asynchronous Techniques

By Sklavos Nikos Papakonstantinou Alexandros Theoharis Spyros Koufopavlou Odysseas

VLSI Design, Vol. 15, Iss. 1, 2002-01 ,pp. : 455-468

Taylor & Francis Ltd

Access to resources Recommend Favorite

A Combined Coefficient Segmentation and Block Processing Algorithm for Low Power Implementation of FIR Digital Filters

By Erdogan A.T. Arslan T.

VLSI Design, Vol. 15, Iss. 2, 2002-01 ,pp. : 529-535

Taylor & Francis Ltd

Access to resources Recommend Favorite

Performance Analysis of the JPEG 2000 Image Coding Standard

By Man Hong Docef Alen Kossentini Faouzi

Multimedia Tools and Applications, Vol. 26, Iss. 1, 2005-05 ,pp. : 27-57

Springer Publishing Company

Access to resources Recommend Favorite

An embedded compression algorithm integrated with Motion JPEG2000 system for reduction of off-chip video memory bandwidth

By Son Chang Hoon Park Seong Mo Kim Young Min

International Journal of Intelligent Systems Technologies and Applications, Vol. 10, Iss. 2, 2011-03 ,pp. : 140-150

Inderscience Publishers

Access to resources Recommend Favorite

An Optimized Low-Dissipation Monotonicity-Preserving Scheme for Numerical Simulations of High-Speed Turbulent Flows

By Fang Jian

Journal of Scientific Computing, Vol. 56, Iss. 1, 2013-07 ,pp. : 67-95

Springer Publishing Company

Access to resources Recommend Favorite