Author: Jiang Jean Yuan Fei
Publisher: Springer Publishing Company
ISSN: 0925-1030
Source: Analog Integrated Circuits and Signal Processing, Vol.47, Iss.2, 2006-05, pp. : 103-112
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
A 5 Gb/s low area CDR for embedded clock serial links
Journal of Semiconductors, Vol. 36, Iss. 2, 2015-02 ,pp. :