Full simulation coverage for SystemC transaction-level models of systems-on-a-chip

Author： Helmstetter C. Maraninchi F. Maillet-Contoz L.

ISSN： 0925-9856

Source： Formal Methods in System Design, Vol.35, Iss.2, 2009-10, pp. : 152-189

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

LusSy: An open tool for the analysis of systems-on-a-chip at the transaction level

By Moy Matthieu Maraninchi Florence Maillet-Contoz Laurent

Design Automation for Embedded Systems, Vol. 10, Iss. 2-3, 2005-09 ,pp. : 73-104

Springer Publishing Company

Access to resources Recommend Favorite

SystemC Language Usage as the Alternative to the HDL and High-level Modeling for NoC Simulation

International Journal of Embedded and Real-Time Communication Systems (IJERTCS), Vol. 9, Iss. 2, 2018-07 ,pp. : 18-31

IGI Global_journal

Access to resources Recommend Favorite

A Framework for the Functional Verification of SystemC Models

By Bruschi Francesco Ferrandi Fabrizio Sciuto Donatella

International Journal of Parallel Programming, Vol. 33, Iss. 6, 2005-12 ,pp. : 667-695

Springer Publishing Company

Access to resources Recommend Favorite

Transaction-level modeling for architectural and power analysis of PowerPC and CoreConnect-based systems

By Dhanwada Nagu Bergamaschi Reinaldo Dungan William Nair Indira Gramann Paul Dougherty William Lin Ing-Chao

Design Automation for Embedded Systems, Vol. 10, Iss. 2-3, 2005-09 ,pp. : 105-125

Springer Publishing Company

Access to resources Recommend Favorite

Single Source Design Environment for Embedded Systems Based on SystemC

By Posadas H. Herrera F. FernÁndez V. SÁnchez P. Villar E. Blasco F.

Design Automation for Embedded Systems, Vol. 9, Iss. 4, 2004-12 ,pp. : 293-312

Springer Publishing Company

Access to resources Recommend Favorite