Enhanced Symbolic Simulation for Functional Verification of Embedded Array Systems

Author： Wang Li-C Feng Tao Cheng Kwang-Ting (Tim) Abadir Magdy S. Pandey Manish

ISSN： 0929-5585

Source： Design Automation for Embedded Systems, Vol.8, Iss.2-3, 2003-06, pp. : 173-188

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Embedded Software Verification Using Symbolic Execution and Uninterpreted Functions

By Currie David Feng Xiushan Fujita Masahiro Hu Alan Kwan Mark Rajan Sreeranga

International Journal of Parallel Programming, Vol. 34, Iss. 1, 2006-03 ,pp. : 61-91

Springer Publishing Company

Access to resources Recommend Favorite

Dynamic and Formal Verification of Embedded Systems: A Comparative Survey

By Loghi Mirko Margaria Tiziana Pravadelli Graziano Steffen Bernhard

International Journal of Parallel Programming, Vol. 33, Iss. 6, 2005-12 ,pp. : 585-611

Springer Publishing Company

Access to resources Recommend Favorite

Verification of Embedded Systems Based on Interval Analysis

By Ugarte Iñigo Sanchez Pablo

International Journal of Parallel Programming, Vol. 33, Iss. 6, 2005-12 ,pp. : 697-720

Springer Publishing Company

Access to resources Recommend Favorite

Verification Approach of Metropolis Design Framework for Embedded Systems

By Chen Xi Hsieh Harry Balarin Felice

International Journal of Parallel Programming, Vol. 34, Iss. 1, 2006-03 ,pp. : 3-27

Springer Publishing Company

Access to resources Recommend Favorite

Towards dependable development tools for embedded systems: a case study in software verification

By Petermann Uwe

Journal of Experimental & Theoretical Artificial Intelligence, Vol. 12, Iss. 4, 2000-10 ,pp. : 489-498

Taylor & Francis Ltd

Access to resources Recommend Favorite