Author： Shiue Wen-Tsong Chakrabarti Chaitali
Publisher： Springer Publishing Company
ISSN： 0929-5585
Source： Design Automation for Embedded Systems, Vol.9, Iss.4, 2004-12, pp. : 235-261
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
In this paper we describe a multi-module, multi-port memory design procedure that satisfies area and/or energy constraints for embedded applications. Our procedure consists of application of loop transformations and reordering of array accesses to reduce the memory bandwidth followed by memory allocation and assignment procedures based on ILP models and heuristic-based algorithms. The specific problems include determination of (a) the memory configuration with minimum area, given the energy bound, (b) the memory configuration with minimum energy, given the area bound, (c) array allocation such that the energy consumption is minimum for a given memory configuration (number of modules, size and number of ports per module). The results obtained by the heuristics match well with those obtained by the ILP methods.
Related content
Access to resources
Recommend
A tagless cache design for power saving in embedded systems
The Journal of Supercomputing, Vol. 62, Iss. 1, 2012-10 ,pp. :
A formal framework for multi-agent systems analysis and design
By Gruer P. Hilaire V. Koukam A. Cetnarowicz K.
Expert Systems with Applications, Vol. 23, Iss. 4, 2002-11 ,pp. :