Author： Thomos Christos Kalivas Grigorios
Publisher： Springer Publishing Company
ISSN： 1018-4864
Source： Telecommunication Systems, Vol.52, Iss.4, 2013-04, pp. : 2083-2099
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
In this paper, the architecture of a low-complexity Direct Sequence Ultra-Wideband (DS-UWB) receiver subsystem which incorporates a Channel Estimator (CE) and a novel hybrid Partial/Selective (HPS) maximal ratio combining (MRC) RAKE receiver is presented. Three different design techniques followed by FPGA implementation are investigated and compared and system performance results are provided. The proposed architectures combine the benefits of both partial and selective RAKE receiver algorithms and the obtained results demonstrate the trade-off between energy capture, performance and receiver complexity. All design approaches focus on a highly parallel, modular and optimized for high performance system which is necessary for demanding and low-cost applications of UWB communications.
Related content
Access to resources
Recommend
FPGA-based architecture for motion sequence extraction
International Journal of Electronics, Vol. 94, Iss. 5, 2007-05 ,pp. :
Low-Complexity Implementation of a Polyphase Filter Bank
By Fiore P.D.
Digital Signal Processing, Vol. 8, Iss. 2, 1998-04 ,pp. :