Design of Neural Networks Based on Wave-Parallel Computing Technique

By Yuminaka Y.  

Analog Integrated Circuits and Signal Processing, Vol. 15, Iss. 3, 1998-03 ,pp. : 315-327

Springer Publishing Company

Access to resources Recommend Favorite

Cell design methodology (CDM) for balanced Carry–InverseCarry circuits in hybrid-CMOS logic style

By      

International Journal of Electronics, Vol. 101, Iss. 10, 2014-10 ,pp. : 1357-1374

Taylor & Francis Ltd

Access to resources Recommend Favorite

A Test Time Reduction Algorithm for Test Architecture Design for Core-Based System Chips

By Goel S.K.  

Journal of Electronic Testing, Vol. 19, Iss. 4, 2003-08 ,pp. : 425-435

Springer Publishing Company

Access to resources Recommend Favorite

Design of a high speed parallel encoder for convolutional codes

By Msir A.   Monteiro F.   Dandache A.   Lepley B.  

Microelectronics, Vol. 35, Iss. 2, 2004-02 ,pp. : 151-166

Elsevier

Access to resources Recommend Favorite

Test Cycle Count Reduction in a Parallel Scan BIST Environment

By Ayari B.  

Journal of Electronic Testing, Vol. 16, Iss. 5, 2000-10 ,pp. : 409-418

Springer Publishing Company

Access to resources Recommend Favorite