Reusing existing resources for testing a multi-processor system-on-chip

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.100, Iss.3, 2013-03, pp. : 355-370

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Multiprocessor system on chip with shared memory using crossbar topology

International Journal of Electronics, Vol. 102, Iss. 1, 2015-01 ,pp. : 107-126

Taylor & Francis Ltd

Access to resources Recommend Favorite

Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores

By Chen L.

Journal of Electronic Testing, Vol. 18, Iss. 4-5, 2002-08 ,pp. : 529-538

Springer Publishing Company

Access to resources Recommend Favorite

A Dynamic Thermal Management Circuit for System-On-Chip Designs

By Chiueh H.

Analog Integrated Circuits and Signal Processing, Vol. 36, Iss. 1-2, 2003-07 ,pp. : 175-181

Springer Publishing Company

Access to resources Recommend Favorite

A Note on System-on-Chip Test Scheduling Formulation

By Koranne Sandeep

Journal of Electronic Testing, Vol. 20, Iss. 3, 2004-06 ,pp. : 309-313

Springer Publishing Company

Access to resources Recommend Favorite

A variability tolerant system-on-chip ready nano-CMOS analogue-to-digital converter

By Ghai D. Mohanty S. P. Kougianos E.

International Journal of Electronics, Vol. 97, Iss. 4, 2010-04 ,pp. : 421-440

Taylor & Francis Ltd

Access to resources Recommend Favorite