Design of a high performance memory using a novel architecture of double bit CAM and SRAM

Author: Kayal D.   Dandapat A.   Sarkar C.K.  

Publisher: Taylor & Francis Ltd

ISSN: 1362-3060

Source: International Journal of Electronics, Vol.99, Iss.12, 2012-12, pp. : 1691-1702

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract