Related content

A 0.5 V 65.7 dB 1 MHz continuous-time complex delta sigma modulator

By He Xiao-yong   Pun Kong-pang   Tang Siu-kei   Choy Chiu-sing   Kinget Peter  

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 2, 2011-02 ,pp. : 255-267

Springer Publishing Company

Access to resources Recommend Favorite

A 18-mW, 20-MHz bandwidth, 12-bit continuous-time Σ Δ modulator using a power-efficient multi-stage amplifier

By Ran Li   Jing Li   Ting Yi   Zhiliang Hong  

Journal of Semiconductors, Vol. 33, Iss. 1, 2012-01 ,pp. : 15007-15013

IOP Publishing

Access to resources Recommend Favorite

Two op-amps third-order sigma–delta modulator with 61-dB SNDR, 6-MHz bandwidth and 6-mW power consumption

By Bonizzoni Edoardo   Perez Aldo   Maloberti Franco   Garcia-Andrade Miguel  

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 3, 2011-03 ,pp. : 381-388

Springer Publishing Company

Access to resources Recommend Favorite

A 1.0-mW, 71-dB SNDR, fourth-order Σ∆ interface circuit for MEMS microphones

By Picolli Luca   Grassi Marco   Fornasari Andrea   Malcovati Piero  

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 2, 2011-02 ,pp. : 223-233

Springer Publishing Company

Access to resources Recommend Favorite

A 55-dB SNDR, 2.2-mW double chopper-stabilized analog front-end for a thermopile sensor

By Chengying Chen   Xiaoyu Hu   Jun Fan   Yong Hei  

Journal of Semiconductors, Vol. 35, Iss. 5, 2014-05 ,pp. : 55003-55008

IOP Publishing

Access to resources Recommend Favorite