Memory aware load balance strategy on a parallel branch‐and‐bound application

Publisher: John Wiley & Sons Inc

ISSN: 1532-0626

Source: CONCURRENCY AND COMPUTATION: PRACTICE & EXPERIENCE (ELECTRONIC), Vol.27, Iss.5, 2015-04, pp. : 1122-1144

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract