Temperature effect on hetero structure junctionless tunnel FET

Author： Ghosh Bahniman Bishnoi Bhupesh Ghosh Bahniman

ISSN： 1674-4926

Source： Journal of Semiconductors, Vol.36, Iss.3, 2015-03, pp. : 34002-34006

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A simulation-based proposed high-k heterostructure AlGaAs/Si junctionless n-type tunnel FET

Journal of Semiconductors, Vol. 35, Iss. 11, 2014-11 ,pp. : 114005-114009

IOP Publishing

Access to resources Recommend Favorite

Analog performance of double gate junctionless tunnel field effect transistor

By Akram M. W. Ghosh Bahniman

Journal of Semiconductors, Vol. 35, Iss. 7, 2014-07 ,pp. : 74001-74005

IOP Publishing

Access to resources Recommend Favorite

P-type double gate junctionless tunnel field effect transistor

By Akram M. W. Ghosh Bahniman Bal Punyasloka Mondal Partha

Journal of Semiconductors, Vol. 35, Iss. 1, 2014-01 ,pp. : 14002-14008

IOP Publishing

Access to resources Recommend Favorite

Dynamic threshold voltage operation in Si and SiGe source junctionless tunnel field effect transistor

Journal of Semiconductors, Vol. 35, Iss. 11, 2014-11 ,pp. : 114001-114008

IOP Publishing

Access to resources Recommend Favorite

High performance 20 nm GaSb/InAs junctionless tunnel field effect transistor for low power supply

Journal of Semiconductors, Vol. 36, Iss. 2, 2015-02 ,pp. : 24003-24008

IOP Publishing

Access to resources Recommend Favorite