An efficient single unit T‐box/T−1‐box implementation for 128‐bit AES on FPGA

Publisher: John Wiley & Sons Inc

E-ISSN: 1939-0122|8|9|1725-1731

ISSN: 1939-0114

Source: SECURITY AND COMMUNICATION NETWORKS (ELECTRONIC), Vol.8, Iss.9, 2015-06, pp. : 1725-1731

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract