A framework for high‐speed parallel‐prefix adder performance evaluation and comparison

Publisher: John Wiley & Sons Inc

E-ISSN: 1097-007x|43|10|1474-1490

ISSN: 0098-9886

Source: INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, Vol.43, Iss.10, 2015-10, pp. : 1474-1490

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract