Low-voltage reduced complexity cells for MOS translinear loops

ISSN： 0278-081X

Source： Circuits, Systems, and Signal Processing, Vol.32, Iss.5, 2013-10, pp. : 2445-2456

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

Very Low Voltage MOS Translinear Loops Based on Flipped Voltage Followers

By López-Martín Antonio J.

Analog Integrated Circuits and Signal Processing, Vol. 40, Iss. 1, 2004-07 ,pp. : 71-74

Springer Publishing Company

Access to resources Recommend Favorite

A Unified Approach to Submicron DC MOS Transistor Modeling for Low-Voltage ICs

By Jen S.H. Sheu B.J. Oshima Y.

Analog Integrated Circuits and Signal Processing, Vol. 12, Iss. 2, 1997-02 ,pp. : 107-118

Springer Publishing Company

Access to resources Recommend Favorite

Large signal analysis of low-voltage MOS analogue functional elements using Fourier-series approximations

By Abuelma'Atti Muhammad Taher

International Journal of Electronics, Vol. 87, Iss. 11, 2000-11 ,pp. : 1301-1325

Taylor & Francis Ltd

Access to resources Recommend Favorite

Low-Voltage Analog Tripler Circuit

By Chang C-C.

Analog Integrated Circuits and Signal Processing, Vol. 26, Iss. 2, 2001-02 ,pp. : 125-128

Springer Publishing Company

Access to resources Recommend Favorite

Split length FGMOS MOS cell: a new block for low voltage applications

By Kumar Ahlad

Analog Integrated Circuits and Signal Processing, Vol. 75, Iss. 3, 2013-06 ,pp. : 399-405

Springer Publishing Company

Access to resources Recommend Favorite