Hysteresis loop as the indicator of residual stress in drawn wires

Author: Suliga Maciej   Chwastek Krzysztof   Pawlik Piotr  

Publisher: Taylor & Francis Ltd

ISSN: 1058-9759

Source: Nondestructive Testing and Evaluation, Vol.29, Iss.2, 2014-04, pp. : 123-132

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next