Related content

Guest Editorial: Test and Verification Challenges for Future Microprocessors and SoC Designs

By Ray Sandip   Bhadra Jay   Abadir Magdy   Wang Li-C  

Journal of Electronic Testing, Vol. 29, Iss. 5, 2013-10 ,pp. : 621-623

Springer Publishing Company

Access to resources Recommend Favorite

Behavioral Modeling and Simulation of Mixed-Signal System-on-a-Chip using SystemC

By Bjørnsen J.  

Analog Integrated Circuits and Signal Processing, Vol. 34, Iss. 1, 2003-01 ,pp. : 25-38

Springer Publishing Company

Access to resources Recommend Favorite

URU Plus — a scalable component-based speaker-verification system for BT's 21st century network

By Pawlewski M   Jones J  

BT Technology Journal, Vol. 23, Iss. 4, 2005-10 ,pp. : 45-53

Springer Publishing Company

Access to resources Recommend Favorite

The Role of Test Protocols in Automated Test Generation for Embedded-Core-Based System ICs

By Marinissen E.J.  

Journal of Electronic Testing, Vol. 18, Iss. 4-5, 2002-08 ,pp. : 435-454

Springer Publishing Company

Access to resources Recommend Favorite

On the circuit description of TLM nodes

By Portí J. A.  

International Journal of Electronics, Vol. 93, Iss. 7, 2006-07 ,pp. : 479-491

Taylor & Francis Ltd

Access to resources Recommend Favorite