A VLSI Architecture for Output Probability and Likelihood Score Computations of HMM-Based Recognition Systems
( Embedded Systems - High Performance Systems, Applications and Projects )
Publication series ： Embedded Systems - High Performance Systems, Applications and Projects
Author： Kazuhiro Nakamura Ryo Shimazaki Masatoshi Yamamoto Kazuyoshi Takagi and Naofumi Takagi
Publisher： IntechOpen
Publication year： 2012
E-ISBN: INT0268438223
P-ISBN(Paperback): 9789535103509
P-ISBN(Hardback): 9789535103509
Subject： TP3 Computers
Keyword： 计算技术、计算机技术
Language： ENG
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
A VLSI Architecture for Output Probability and Likelihood Score Computations of HMM-Based Recognition Systems