Novel designs for fault tolerant reversible binary coded decimal adders

Author：

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.101, Iss.10, 2014-10, pp. : 1336-1356

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

A novel scheme to improve fault-tolerant capabilities of multistage interconnection networks

By Mahgoub Imad Huang Chien-Jen

Telecommunication Systems, Vol. 10, Iss. 1-2, 1998-10 ,pp. : 45-66

Springer Publishing Company

Access to resources Recommend Favorite

A Fault Tolerant Technique for FPGAs

By Emmert J.M.

Journal of Electronic Testing, Vol. 16, Iss. 6, 2000-12 ,pp. : 591-606

Springer Publishing Company

Access to resources Recommend Favorite

Fault-Tolerant Multistage Interconnection Network

By Bataineh S.M. Allosl B.Y.

Telecommunication Systems, Vol. 17, Iss. 4, 2001-08 ,pp. : 455-472

Springer Publishing Company

Access to resources Recommend Favorite

A Fault-Tolerant Scheme for Mobility Management in PCS Networks

By Yang Ming-Jeng

Wireless Personal Communications, Vol. 36, Iss. 3, 2006-02 ,pp. : 195-212

Springer Publishing Company

Access to resources Recommend Favorite

Towards Fault-Tolerant RF Front Ends

By Das Tejasvi Gopalan Anand Washburn Clyde Mukund P.

Journal of Electronic Testing, Vol. 22, Iss. 4-6, 2006-12 ,pp. : 371-386

Springer Publishing Company

Access to resources Recommend Favorite