Improvement of Power and Performance in NAND and D-Latch Gates Using CNFET Technology

Publisher: Trans Tech Publications

E-ISSN: 1661-9897|2015|33|126-136

ISSN: 1662-5250

Source: Journal of Nano Research, Vol.2015, Iss.33, 2015-07, pp. : 126-136

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract