On-chip power-combining techniques for watt-level linear power amplifiers in 0.18 μm CMOS

Author: Zhixiong Ren   Kefeng Zhang   Lanqi Liu   Cong Li   Xiaofei Chen   Dongsheng Liu   Zhenglin Liu   Xuecheng Zou  

Publisher: IOP Publishing

ISSN: 1674-4926

Source: Journal of Semiconductors, Vol.36, Iss.9, 2015-09, pp. : 95002-95011

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract