A SysML and CLEAN Based Methodology for RISC Processor Micro-Architecture Design

Publisher： IGI Global_journal

E-ISSN： 1947-3184|6|1|101-131

ISSN： 1947-3176

Source： International Journal of Embedded and Real-Time Communication Systems (IJERTCS), Vol.6, Iss.1, 2015-01, pp. : 101-131

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Design of the Hermes-RISC Processor

By Mertoguno S.J.   Bourbakis N.G.  

Journal of Microcomputer Applications, Vol. 18, Iss. 3, 1995-07 ,pp. : 233-259

Academic Press

Access to resources Recommend Favorite

A continuation-based noninterruptible multithreading processor architecture

By Amamiya Satoshi   Amamiya Makoto   Hasegawa Ryuzo   Fujita Hiroshi  

The Journal of Supercomputing, Vol. 47, Iss. 2, 2009-02 ,pp. : 228-252

Springer Publishing Company

Access to resources Recommend Favorite

Translation rules of SysML state machine diagrams into CSP# toward formal model checking

By Ando Takahiro   Yatsu Hirokazu   Kong Weiqiang   Hisazumi Kenji   Fukuda Akira  

International Journal of Web Information Systems, Vol. 10, Iss. 2, 2014-06 ,pp. : 151-169

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Parallel Queue Processor Architecture Based on Produced Order Computation Model

By Sowa Masahiro   Abderazek Ben   Yoshinaga Tsutomu  

The Journal of Supercomputing, Vol. 32, Iss. 3, 2005-06 ,pp. : 217-229

Springer Publishing Company

Access to resources Recommend Favorite

Proofs-as-Programs as a Framework for the Design of an Analogy-Based ML Editor

By Whittle Jon   Bundy Alan   Boulton Richard  

Formal Aspects of Computing, Vol. 13, Iss. 3-5, 2002-07 ,pp. : 403-421

Springer Publishing Company

Access to resources Recommend Favorite